TRAINING & PLACEMENT CELL COLLEGE OF TECHNOLOGY

CTE/TPC/ 4395 Dated: February 18, 2025

NOTICE

B. Tech & M. Tech ECE, CS, EE and IT

(June 2025 Passing)

As per the communication received from M/s NextlCron Technologies Pvt. Ltd. Bangalore they are likely to visit our college on 28th February and 1st March 2025. They are looking for the B. Tech & M. Tech Final year students of ECE, CS, EE and IT. Final year students of these disciplines who are registered with the Training and Placement Cell of the College and have not been placed so far may confirm their interest in appearing for the campus interview by submitting their resume in the prescribed format in the T & P Cell between 12-01 pm and 3-5 pm on 22th, February 2025.

- ➤ Eligibility Criteria: 60% throughout (X, XII and CGPA) without any back logs
- > Selection Process: Written Tests and interviews

Job Description Attached

Students are advised to take timely necessary action accordingly

Officer I/C. **Training & Placement**

Copy:

Notice Board NCT/PCT, Mandakni Bhawan & VS Bhawan

All concerned Students through E Mail

All Head's College of Technology for information and display on departmental notice boards

Director Placement & Counselling for kind information

for kind information Dean CT

In-charge College/ University Website for uploading

Job Description for Campus Interview at G. B. Pant Univ of Agri and Tech: Graduate Engineer and Trainee Engineer Positions

February 15, 2025

Company Overview: NextlCron Technologies specializes in semiconductor IP design and services. Our expertise lies in developing high-quality semiconductor intellectual property solutions, tailored to meet the needs of our clients in the semiconductor industry. With our innovation-driven approach, we aim to deliver world-class products and services in the field of semiconductor design. Our India office is registered in Bangalore.

We are hiring Graduate Engineers and Trainee Engineers for multiple positions across various domains. Bachelor's and master's students from **Electronics and Communication**, **Electrical**, **Computer and IT** disciplines are welcome to participate. The selection process will be based on the right **aptitude** and **attitude**.

Positions Available:

- Layout Trainee/Graduate Engineer
 - Job Responsibilities:
 - Draw physical layouts of SRAM blocks and standard cells.
 - Perform DRC (Design Rule Check), LVS (Layout Versus Schematic), and Extraction.
 - Run IR/EM simulations to verify the layout integrity and reliability.
 - Skills Required:
 - Understanding of layout design and verification tools.
 - Basic knowledge of CMOS technology and design principles.
- 2. Design Trainee/Graduate Engineer
 - Job Responsibilities:
 - Create and simulate circuit schematics for various components and blocks.
 - Run design margin and characterization simulations.
 - Analyze simulation results and optimize designs.
 - Skills Required:
 - Knowledge of analog and digital circuit design.
 - Familiarity with simulation tools and circuit analysis techniques.
- 3. Design Automation Trainee/Graduate Engineer
 - Job Responsibilities:
 - Write software automation scripts for design margin checks, characterization, and simulation.

 Develop and maintain automated workflows to streamline the design process.

5 Skills Required:

- Proficiency in programming languages such as Python, Perl, or Shell scripting.
- Understanding of circuit design and simulation processes.

4. Linux Administrator Graduate Engineer

Job Responsibilities:

- Manage and administer Linux-based systems and servers.
- Ensure system performance, security, and availability.
- Troubleshoot and resolve system-related issues.

Skills Required:

- Strong knowledge of Linux OS and server management.
- Experience with shell scripting and basic system administration tasks.

Eligibility:

- Open to Bachelor's and Master's students from Electronics and Communication, Electrical, Computer, and IT Engineering backgrounds.
- Selection based on **aptitude** (logical reasoning, problem-solving) and **attitude** (learning mindset, willingness to collaborate).

Selection Process:

1. Written Test:

- For Electronics and Communication Engineering (ECE) students:
 - Questions related to basic digital electronics, CMOS processing steps, basic gates layout, stick diagram, schematic and truth tables, SRAM operation, and circuits.
- For students from other branches (Electrical, Computer, and IT Engineering):
 - Selection will be based on GPA, programming knowledge, and an aptitude test.
 - The programming test will assess the candidate's coding and problem-solving abilities in languages such as C, C++, Python, or Java.

2. Interview:

- Technical interview to assess the candidate's domain knowledge.
- Evaluation of aptitude, problem-solving skills, and approach to real-world engineering challenges.

If you have the right aptitude, a passion for technology, and the drive to grow in an exciting engineering environment, we would love to meet you!